



# Integration Embraces Packaging

Nozad Karim,  
VP SiP & System Integration



# Innovation & More Innovations

## Smaller, Faster, Cheaper, Less Power



1900

20<sup>th</sup> Century

2000

# The Legacy of the Miniaturization Will Continue

Data Warehouse 2014



Indiana University Data Center. Bloomington, Indiana



Data Warehouse 20xx



Power of System Integration in a Package

2000


*You are here*

21<sup>th</sup> Century

2100




# PCB Trends




## System Integration in a Package


2.5D/3D




SiP



Stacked  
PoP/PIP



MCM



1950

1970

1980

1990

2000


>2010



# Electronic Circuits

2.5D/3D, MCM, PoP, MCP

SiP



**Interconnection with Software Layers and Security Protocols**





# Multichip Module (MCM)

- MCM increases system performance resulting from decreasing the length of wiring needed to provide interconnection between two IC devices
  - Lower parasitic and shorter lines than PCB board
- High end applications:
  - High end networking, gaming & computing
  - Military and aerospace applications
- Low volume with high price tag except for gaming
- Not well suited for consumer products



# Multichip Package (MCP)


- Simpler version of MCM
- Lower cost, 2-12 bare die without passives
- Tighter substrate design rules
- Size reduction advantage
- Mature technology with solid infrastructure
- Different packaging structures
  - Stacked die, Package-on-Package (PoP), Package-in-Package (PiP), F2F
  - Flip chip and wirebond




# System Level Packaging (SiP)

- Packaging solution for system or sub-system integration
- Extend Moore's law
- SiP does not compete with SoC
- Emphasis on functional integration
  - Noise reduction, power reduction
  - Controlling EMI radiation
  - System miniaturizations
    - X,Y, Z dimensions
- Comes in different packaging solutions
  - 2.5D/3D, SiP, SiP-in-SiP, SiP-in-PoP, etc.
- System Level Packaging/ System Integrated Packaging
  - CMOS, GaAs, digital, analog, RF, passives components, crystal, MEMS, antenna, shielding, embedded substrates, etc.

## *Simpler Solution*




## *More Complex Solution: SiP-in-SiP*







# Miniaturization: Passive Components




Printed on Substrate



Integrated Passive Devices





Embedded Passives Substrate



# Package Shielding for Wireless System


Package Level Shielding



Traditional System Level Shielding



# Design Methodology




Schematic

Part Number	Quantity	Part Name	Manufacturer	Notes
10000000000000000000	1	10000000000000000000	10000000000000000000	10000000000000000000
10000000000000000000	1	10000000000000000000	10000000000000000000	10000000000000000000
10000000000000000000	1	10000000000000000000	10000000000000000000	10000000000000000000
10000000000000000000	1	10000000000000000000	10000000000000000000	10000000000000000000
10000000000000000000	1	10000000000000000000	10000000000000000000	10000000000000000000
10000000000000000000	1	10000000000000000000	10000000000000000000	10000000000000000000
10000000000000000000	1	10000000000000000000	10000000000000000000	10000000000000000000
10000000000000000000	1	10000000000000000000	10000000000000000000	10000000000000000000
10000000000000000000	1	10000000000000000000	10000000000000000000	10000000000000000000

BOM


Package/ Module Requirements



# Module Electrical Design

- Computing, networking and graphic modules are based on high performance “SoC” and high speed & high bandwidth memory such as DDR3 & DDR4
- Module success depend on its superb electrical performances with its targeted system
  - Signal speed and bandwidth (Terabit)
  - Low power and low noise requirement
  - Meeting end system signaling protocols


System schematic and BOM




Electrical design based on system performance



Meet all signaling/timing/noise/power spec






# Current & Voltage Distribution Map (layer by layer)









# EMI Map (layer by layer)



# Thermal Map (layer by layer)




Package Isotherms



# System Integration Constraints

- Component and functional placements
- Component size, thickness, orientation, etc.
- Supply chain restrictions
- Noise and power budgets
- EMI radiation and susceptibility
- Manufacturability
- KGD availability
- Testability
- Cost and cost reduction
- Thermal performance
- Mechanical stability



Apple\_iPhone5 teardown: ifixit

Source: iFixit, iPhone5 teardown

I 052814 Nozad Karim 16

**Thank You**  
**谢谢你**

